Abstract: This paper presents a control algorithm for soft-switching series LC converters. The conventional voltage-to-voltage controller is split into a master and a slave controller. The master controller implements constant-current-constant-voltage (CCCV) control, required for demanding applications, i.e. lithium battery charging or laboratory power supplies. It defines the set-current for the open-loop current slave controller, which generates the PWM parameters. The power supply achieves fast large-signal responses, e.g. from 5 V to 24 V, where 95% of the target value is reached in less than 400 µs. The design is evaluated extensively in simulation and on a prototype. A consensus between simulation and measurement is achieved.
Introduction
By the use of soft-switching converters high efficiency DC/DC converters can be built. One possible topology, a series LC (SLC) converter is shown in Figure 1 . The topology is similar to a series resonant converter, but it operates in a non-resonant push-pull mode [1] . In contrast to a dual active half bridge converter, the two secondary side active output switches are replaced with diodes [2] .
A detailed time domain analysis for calculating the SLC output current, operated above the LC resonance frequency was published recently [1] . Current literature proposes a voltage-to-voltage transfer function [3] . We split the voltage-to-voltage converter in a cascaded structure [5] . A master controller sets the SLC output current, while a slave open-loop transfer function controls the switching period, duty cycle and pulse-skipping. The master voltage controller supports constant-current-constant-voltage (CCCV) operation, that is required e.g. for battery charging [6] or laboratory power supplies. Figure 1 . The schematic of the series LC converter is identical to the series resonant converter, however the resonant capacitor C 1 is chosen large and acts as a DC blocking capacitor. The converter is operated far above its resonance frequency.
Equation (1) formulates the SLC converter output current I cc as a function of the input voltage U dc and output voltage U out based on the control parameters duty cycle D and switching period t p [1] . By adding pulse skipping, where p o and p c represent the pulse skipping parameter defined in Figure  6 , a very large output current range can be achieved.
As the input voltage and also the output voltage are monitored in (1) , this equation allows a very high rejection ratio [1] . The output voltage is U out and the measured output voltage is referred as U meas . As large input voltage ripple can be rejected, this allows for a reduction of the DC link capacitance C dc . This enables the use of film capacitors instead of electrolytic capacitors, extending the estimated service-life of the power supply.
The proposed control diagram is shown in Figure 2 . The control is based on four elements: {1}, the master voltage controller sets the current to the slave current controller. {2}, the slave current mode controller is an open-loop control transfer function, based on (1). The current controller sets four parameters to the PWM modulator {3}. The PWM modulator generates the PWM output waveform for the series LC converter {4}.
The controller is implemented on a digital signal processor (DSP), as (1) requires non-linear calculations. ADCs digitize the input voltage, output voltage and output current for the CCCV control. An MCU with integrated PWM module generates the switching signals for the half bridge. 
Master Voltage Mode Controller
The master voltage mode controller, is shown in detail in Figure 3 . It consists of two controllers: One to control the voltage and one to control the current. Both operate in parallel and the minimum value is selected to control the set current for the constant current controller, I cc .
The sensed current I sense should be filtered to prevent systems oscillation when a capacitive load is connected. In this design, a second order low pass filter with a cutoff frequency of 16 kHz is used. Both controllers are discussed in detail in the following subsections. 
Constant Voltage Controller
The constant voltage controller limits the maximal output voltage to U max . We design the voltage control loop in Figure 3 based on circuit analysis of the output capacitor C out : The required set current I cc,CV is expressed in (2) . The filtered current is designated I meas .
The equalization current (I c + I i ) is calculated by a PI regulator. The proportional gain is chosen on the charge balance observation: We calculate the proportional equalizing current I c as a function of the output charge.
The time constant t pp in (5) is chosen according to the maximal digital regulator control loop period. Stability was observed by using a factor of 1/4 or less at a control loop frequency of 85.750 kHz. Hence the P regulator's gain can be formulated as:
The DC voltage accuracy is enhanced by increasing the proportional gain K pu . Referring to (5), the output capacitance is proportional to the maximal proportional gain.
An I regulator with reset is used to achieve stationary accuracy of the control. It adjusts a typically small error. To reduce overshoot, it is only activated if the error is lower than an absolute minimal error. We name this minimal voltage U Uadj .
Constant Current Controller
The constant current controller limits the output current to I max . Previous research already demonstrated that the slave output current accuracy I cc is better than 7% [1] . Therefore, the output current is directly forwarded to the limiter. To compensate for inaccuracies, an additional PI regulator is used. If the absolute error is larger than I Iadj , the I regulator is reset to reduce overshoot for large signal responses.
Acoustic Noise
When multi layer ceramic capacitors (MLCC) are used as output capacitors, they may emit acoustic noise due to the capacitors piezoelectric dielectric. If the master's P gain is chosen close to the critical gain, noise is emitted. The acoustic noise is reduced by lowering the P gain or choosing low noise MLCCs.
Our experiments concluded that the following control loop gain eliminated the noise at the cost of a slightly slower step response.
Slave Current Controller
The slave current controller receives the set current I cc from the master controller. It is responsible for selecting the appropriate modulation scheme: It chooses between adjusting the switching period, duty cycle or pulse skipping, as shown in For adjusting the output power we propose the modulation strategy shown in Figure 4 . Pulse skipping is used for the lowest possible output power. The number of pulses may range between zero and p c . At medium output power, the duty cycle is increased from D = D min to D = 0.5. At very high output power, the switching period is increased until the maximal allowed t pmax is reached.
The implementation of the algorithm proposed in Figure 4 is visualized in Figure 5 and is next discussed in detail. 
Initial Calculus
First, the minimal and maximal duty cycle are calculated, which are next limited. Second, the period t p is determined using (7), which is based on (1), using a duty cycle D = 0.5. Next, the minimum period t pmin is calculated, which is a constant value, with an additional hysteresis. In the simulation and experiments, no hysteresis was utilized. The maximum switching frequency is typically chosen in such a manner, that soft-switching of the half bridge can still be achieved.
Frequency Modulation
If the period t p is larger than t pmin , switching frequency modulation is used. To prevent the unintentional false-triggering due to displacement current, the minimal period t pmin is used during duty cycle adjustment. A duty cycle adjustment is in progress, when D max < 0.5.
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Duty Cycle Modulation
If the period t p is smaller than t pmin , the duty cycle modulation is used. The duty cycle can be determined by (1) . As a quadratic equation has two results, one has to be chosen. To limit the voltage stress on C 1 , the smaller resulting duty cycle is used. This results to the following equation:
Pulse Skipping
If the calculated duty cycle is smaller than the minimum duty cycle D min , pulse skipping is used. The pulse modulation is calculated according to the following formula, which can be converted to the on-pulse (p o ) and total number of periods (p c ). An example for an PWM waveform with pulse skipping is given in Figure 6 .
Currently, a fixed pulse skipping period p c is used. However, also the Farey method could be used to determine a more accurate ratio [4] . If p o < 0.5, the PWM output is disabled. Thereby very low pulse counts can be achieved.
Voltage Stress on C 1
The voltage U c on the offset capacitor C 1 can be calculated using the following equation [1] :
To limit the voltage slope stress on the offset capacitor C 1 and slow down its aging, the duty cycle is only changed slowly. Currently a value of ∆D = 0.02 per iteration is used to limit the stress on the DC blocking capacitor C 1 .
Modulator
The modulator generates the PWM waveform. It has four input parameters: The period t p , the duty cycle D, the number of emitted pulses p o , and the number of pulses per period p c . An example is depicted in Figure 6 . The period t p = 1 f sw is the inverse of the switching frequency, and the duty cycle states the ratio of the PWM high period. A switching cycle can be skipped by pulse skipping. The pulse skipping ontime p o states how many PWM pulses are emitted during a pulse skipping period p c .
To prevent acoustic noise by pulse skipping, the pulse skipping frequency, should be larger than the maximal audible frequency f a = 20 kHz:
Simulation and Experimental Results
The following section covers the simulation and measurement results for the CCCV converter.
Measurement Setup
To verify operation, the circuit is simulated with the software PLECS and tested in an experimental setup. The build converter prototype is shown in Figure 7 . The test parameters are shown in Table  1 , unless otherwise noted. For the simulations and experiments, a load resistor of R load = 10 Ω is connected to the output. The prototype is mounted in a DIN rail case. It avoids electrolytic capacitors, and replaces them with film capacitors to achieve a longer service life.
Four tests are carried-out: {1}, a constant voltage step response test, {2} a constant current step response test, {3} a load response test and in {4}, the CCCV step response is verified. For each test setup, the corresponding output current and voltage are measured in the prototype. Additionally for each test pattern, output voltage and current are simulated as well. The depicted duty cycle and switching period are extracted from simulation only. 
Voltage Step Response
The constant voltage controller limits the allowable output voltage. To verify the constant voltage controller, the maximal output voltage U max is increased in a step response at t = 0 from 5 V to 24 V and the step response is shown in Figure 8 .
Before the step, t < 0, the duty cycle D is limited at D min = 0.2. When the output power increases after t = 0, the duty cycle D increases each control loop iteration by steps of ∆D = 0.02 to D = 0.5 for achieving maximum output power. After the duty cycle ramp-up, at t ≈ 180 µs, the switching period is limited to ensure over-resonant operation. When the set output voltage U meas is about to reach the maximal voltage U max , the switching frequency is reduced.
In Figure 8 , the output voltage rises fast and reaches 95% of the target output voltage in less than 400 µs. A transition from pulse skipping at low load to switching frequency modulation at high load is demonstrated.
When the measured output voltage from the experiment U meas is compared to the simulated output voltage U sim in Figure 8 , a consensus is observed. The non-congruence between t ≈ 300 µs and t ≈ 600 µs arises due to non-linear MLCC capacitance.
Current Step Response
The constant current controller limits the maximum allowable output current. For the verification, the maximal output current I max is increased from 1 A to 2 A. The output current step response is shown in Figure 9 . Before t = 0, the converter operates in pulse skipping mode. Pulse skipping generates a significant ripple on the output voltage, as the effective switching frequency is very low.
At t = 0, the output current I max is increased from 1 A to 2 A, and the duty cycle is increased from D = 0.2 to D = 0.5 in increments of ∆D = 0.02, while using the minimal period t p to prevent over-current triggering. For charging the output capacitor C out the slave controller first utilizes frequency modulation, but switches at t ≈ 230 µs back to duty cycle modulation because the amount of required output power is reduced.
Current control reaches 95% of the output current target in t ≈ 300 µs. At t < 400 µs the fine adjustment by the PI regulator is complete. The converter did not overshoot on the output current.
When the measured output current from the experiment I meas is compared to the simulated output current I sim in Figure 9 , a consensus can be observed. The slight difference is due to the non-linear MLCC capacitance.
Load Response
The load response monitors the output voltage change while the load is increased. For this experiment, shown in Figure 10 , the output voltage is held constant at U max = 5 V while an external current load is increased from I meas = 0.5 A to I meas = 2 A at t = 0 . The output capacitor was chosen in this experiment to C out = 150 µF.
Before t < 0, the converter operates in pulse skipping mode, explaining significant output ripple. At t > 0 the output current I out increases to 4 A. The duty cycle is increased by ∆D = 0.02 to D = 0.5. Because of that, the converter cannot supply sufficient output power, hence the output voltage decreases. When the duty cycle adjustment is completed, at t ≈ 170 µs the duty cycle is constant at D = 0.5, then the switching period t p instantly increases. An overshoot of U os ≈ 0.1 V is observed in simulation. However, in the experiment this overshoot could not be measured. It must be denoted that the presented load jump represents the worst case.
The load response may be improved by not using the minimal switching frequency during duty cycle adjustment. However, in that case the overcurrent detection level has to be increased. 
CCCV Transition Step Response
In Figure 11 , the constant current to constant voltage transition is measured. The effective output capacitance was determined to C out = 45 µF. The converter is first operated in constant current (CC) mode and then the transition to constant voltage (CV) is demonstrated. The CCCV control is implemented by choosing the minimal value of two parallel controllers, as it can be seen in Figure 3 .
At t < 0, the converter operates in CC mode and the output current is limited to 2 A. The load R load = 10 Ω results in an output voltage of U out = 20 V. The voltage limit is set to U max = 24 V. After t = 0, the current limit I max is increased from 2 A to 3 A. The output voltage rises from 20 V within 400 µs to the output voltage limit of U max = 24 V. No output voltage overshoot can be observed. A consensus between simulation and measurement is shown.
Loop Gain Analysis
The loop gain analysis is conducted in simulation at an output voltage of 24 V and an amplitude of 0.1 V in CV mode. In Figure 12 a bandwidth of 1 kHz can be seen in the low acoustic noise design using a gain of 1/9. In a loop gain optimized design, using a factor of 1/4, a bandwidth of 3 kHz can be observed. The acoustic noise of loop gain optimized design can be seen as jitter in the magnitude.
Conventional LLC converters have a typical bandwidth of 2 kHz [7, p. 14]. Thus, the presented control has a similar bandwidth compared to a typical LLC converter.
The converters open loop gain in Figure 12 has a typical integrator characteristic and suggests the well tempered operation of the converter.
Conclusions
The paper demonstrates fast and accurate control of a series LC converter in constant current, constant voltage mode and reliable transitions between those operational modes. The target output current and voltage is reached in less than 400 µs during the step response test with 5% margin for large signals. In contrast to typical soft-switching power supplies, for example LLCs a large input and output voltage range can be achieved. Our prototype demonstrated an output voltage range from 0 V to 30 V. The previously proven high input voltage ripple rejection of the transfer function allows to replace electrolytic capacitors with film capacitors, significantly increasing the converters service life [1] .
The CCCV characteristic allows the use of the converter for demanding applications, i.e. laboratory power supplies or lithium battery chargers. The CCCV control is made possible by a two stage design: The master controller sets the SLC current and the open-loop slave controller controls switching period, duty cycle and pulse skipping. The converter is stable over the whole operation range, from no load to heavy load conditions.
Patents
The modulation schemata by equation (1) 
